

DESIGN SPACE EXPLORATION OF NETWORK-ON-CHIP: A SYSTEM LEVEL APPROACH

Rabindra Ku. Jena*
Institute of Management Technology, Nagpur

Prabhat K. Mahanti
University of New Brunswick,

The growing complexity of system-on-chip is requiring communication resources that can only be provided by a highly scalable communication infrastructure. This is simplified by Network on Chip (NoC) architectures. The problem of topological mapping of intellectual properties (IPs) on the tile of a mesh-based NoC to minimize energy and maximum bandwidth requirement is a NP-hard problem. So, in this paper, we address the problem of topological mapping of intellectual properties (IPs) on the tile of a mesh-based NoC to minimize energy and maximum bandwidth requirements using multi-objective genetic algorithm. We have also considered “many-many” mapping between switch and cores(tiles) instead of “one-one” mapping. The evaluation performed on three randomly generated benchmarks and a real application (an M-JPEG encoder) to conform to the efficiency, accuracy and scalability of the proposed approach.

Categories and Subject Descriptors: B.7 [**Integrated Circuit**]: System Level Synthesis I.2 [**Artificial Intelligence**]: Multi-objective genetic algorithm
General Terms: Design and Modeling
Additional Key Words and Phrases: NoC optimization, Energy, Performance

IJCIR Reference Format:

Rabindra Ku Jena and Prabat K. Mahanti. Design Space Exploration of Network-On-Chip: A System Level Approach. International Journal of Computing and ICT Research, Vol. 2, No. 1, pp. 17 - 25. <http://www.ijcir.org/volume2-number1/article3.pdf>.

1. INTRODUCTION

Network on Chip (NoC) has been proposed as a solution for the communication challenges like propagation delays, scalability, infeasibility of synchronous communication etc. in a nano scale regime [5-6]. To meet these challenges under the strong time-to-market pressure, it is essential to increase the reusability of components and system architectures in a plug and play fashion (J. Hu and R. Marculescu. 2003). Simultaneously, the volume of data and control traffic among the cores grows. So, it is essential to address the communication-architecture synthesis problem through mapping of cores onto the communication architecture (K. Lahiri, A. Raghunathan, and S. Dey, 2000). Therefore this paper focuses on communication architecture synthesis to minimize the energy consumption and communication delay by minimizing maximum link bandwidth using many-many mapping between resources and switches.

* Author's Address: Rabindra Ku. Jena, Institute of Management Technology, Nagpur rk_jena2@rediffmail.com, Prabhat K. Mahanti, University of New Brunswick, pkmahanti@yahoo.co.in

"Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than IJCIR must be honored. Abstracting with credit is permitted. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee."

© International Journal of Computing and ICT Research 2008.

International Journal of Computing and ICT Research, ISSN 1818-1139 (Print), ISSN 1996-1065 (Online), Vol.2, No.1, pp. 17 – 25, June, 2008.

The proposed communication synthesis task has been solved in two phases as shown in Figure 1. The first phase (P-I) is called computational synthesis. The input to P-I is a task graph. The task graph consists of tasks as vertices and directed edges represent volume of data flowing between two vertices and their data dependencies. The output of P-I is a core communication graph (CCG) characterized by a library of interconnection network elements and performance constraints. The core communication graph consists of processing and memory elements are shown by P/M in the Figure 1. The directed edges between two blocks represent the communication trace. The communication trace is characterized by bandwidth (b_{sd}) and volume (v_{sd}) of data flowing between different cores. The second phase (P-II) is basically called a communication synthesis. The input to the P-II communication synthesis problem is the CCG. The output of the P-II is the energy and throughput synthesizes NoC backbone architecture shown in Figure 1.




Figure 1: Mappings for NoC synthesis problems

In this paper we address the problem of mapping the core onto NoC architecture to minimize energy consumption and maximum link bandwidth. Both of the above stated objectives are inversely proportional to each other. The above stated problem is an NP-hard problem (M. R. Garey and D. S. Johnson 1979). So, genetic algorithm is a suitable candidate for solving the multi-objective problem (Luca Benini and Giovanni De Micheli 2002). The optimal solution obtained by our approach saves more than 15% of energy on average in comparison to other existing approaches. Experimental result shows that our proposed model is superior in terms of quality of result and execution time in compare to other approaches.

The paper is organized as follows. We review the related work in Section 2. Section 3 and Section 4 describes the problem definition and the energy model assumed in this paper. Section 5 represents the multi-objective genetic algorithm formulation for the problem. Section 6 discusses the basic idea and problem formulation for the proposed approach. Experimental results are discussed in Section 7. Finally, a conclusion is given in Section 8.

2. RELATED WORK

The problem of synthesis in mesh-based NoC architectures has been addressed by different authors. Hu and Marculescu (J. Hu and R. Marculescu. 2003) present a branch and bound algorithm for mapping IPs/cores on a mesh-based NoC architecture that minimizes the total amount of power consumed in communications. De Micheli (S. Murali and G. D. Micheli 2004) address the problem under the bandwidth constraint with the aim of minimizing communication delay by exploiting the possibility of splitting traffic among various paths. Lei and Kumar (T. Lei and S. Kumar 2003) present an approach that uses genetic algorithms to map an application on a mesh-based NoC architecture. The algorithm finds a mapping of the vertices of the task graph on the available cores so as to minimize the execution time. However these papers do not solve certain important issues. The first relates to the evaluation model used. In most of the approaches the exploration model decides the mapping to explore the design

space without taking important dynamic effects of the system into consideration. Again in the above mentioned works, in fact, the application to be mapped is described using task graphs, as in (T. Lei and S. Kumar 2003), or simple variations such as the core graph in (S. Murali and G. D. Micheli 2004) or the application characterization graph (APCG) in (J. Hu and R. Marculescu. 2003). These formalisms do not, however, capture important dynamics of communication traffic. The second problem relates to the optimization method used. It refers in all cases to a single performance index (power in (J. Hu and R. Marculescu. 2003), performance in (S. Murali and G. D. Micheli 2004; T. Lei and S. Kumar 2003). So the optimization of one performance index may lead to unacceptable values for another performance index (e.g. high performance levels but unacceptable power consumption). Recently, Jena and Sharma (Jena, R.K, Sharma, G.K. 2006) proposed a model that consider “many-many” mapping between core and tiles using multi-objective genetic algorithm. But they used core communication graph as the input to their model. We therefore think that the problem of mapping can be more useful to solved in a multi-objective environment starting from the higher level of input as compared to the model discussed in (Jena, R.K, Sharma, G.K. 2006). The contribution we intend to make in this paper is to propose a multi-objective approach to solving the synthesis problem on a mesh-based NoC architecture, where we take the task graph as input. The approach, we will use is evolutionary computing techniques based on genetic algorithm to explore the mapping space with the goal to optimize maximum link bandwidth and energy consumption (both computational and communication).

3. PROBLEM DEFINITION

3.1. Task Graph (TG)

A Task Graph (TG) is a digraph, $G(V, E)$, where each vertex $v \in V$ represents a task and each edge $e \in E$ is a weighted edge, where weight signifies the volume of data flowing through the edge. Every edge also represents the data dependency between the connecting vertices.

3.2. Core Communication Graph (CCG)

A Core Communication Graph (CCG) is a digraph, $G(V,E)$, where each vertex $v \in V$ represents a core and $e \in E$ is a communication edge having two attributes, denoted by b_{sd} and v_{sd} . The b_{sd} and v_{sd} are the required bandwidth and total volume of communication for each edges respectively.

3.3 Communication Structure

The 2-D mesh communication architecture has been considered for its several desire properties like regularity, concurrent data transmission and controlled electrical parameters (J. Hu and R. Marculescu. 2003; S. Kumar et al. 2002). Figure 2 shows how a tile (T) is binding with its surrounding switches(S) in a 2-D mesh NoC architecture. Each tile is a square surrounded by ‘4’ switches and links. A resource in a tile can be connected to maximum ‘4’ switches as shown in the Figure 2. Each switch is connected to its neighboring switches via two unidirectional links. To prevent the packet loss due to the multiple packets approaching to the same output port, each switch has small buffers (registers) to temporarily store the packets. Each resource has 4 Resource Network Interfaces (RNIs) to connect to the network via switches. RNIs are responsible for packetizing and depacketizing the communication data. We implement static XY wormhole routing in this paper because:

- i) it is easy to implement in a switch.
- ii) it doesn't require packet ordering buffer at the destination.
- iii) it is free of deadlock and live lock (N. Banerjee, P. Vellanki, and K. S. Chatha 2004; S. Murali and G. D. Micheli 2004).




Figure 2: Communication Structure

4. ENERGY MODEL

Energy minimization is one of the major challenging tasks in NoC design. In (T. T. Ye, L. Benini, and G. D. Micheli 2002), Ye et al. first define the bit energy metric of a router as the energy consumed when a single bit of data goes through the router. In (J. Hu and R. Marculescu. 2003), Hu et al. modify the bit energy model so that it is suitable for 2D mesh NoC architecture. They derive mathematical expressions for bit energy consumption, when the data transfer from switch i to switch j is given by

$$E_{i,j \text{ bit}} = (h_{ij} + 1) E_{S\text{bit}} + h_{ij} E_{L\text{bit}} \quad \text{-----} \quad (1)$$

$E_{S\text{bit}}$ and $E_{L\text{bit}}$ are the energy consumed in the switches and links respectively. The variable h_{ij} represents the number of links on the shortest path. As per the expression, the energy consumption depends on the hop distance (h_{ij}) between switch i and j because $E_{S\text{bit}}$ and $E_{L\text{bit}}$ are constants. Note $E_{S\text{bit}}$ is the energy consumption due to switches, depending on the number of ports in the switches. But in our case the total energy is the sum of communication and computation energies, i.e.

$$E_{i,j \text{ bit}} = (h_{ij} + 1) E_{S\text{bit}} + h_{ij} E_{L\text{bit}} + E_{\text{Com}} \quad \text{-----} \quad (2)$$

E_{Com} is the computational energy consumption.

The following sections discuss the basic ideas of problem formulation using multi-objective optimization paradigm.

5. MULTI-OBJECTIVE OPTIMIZATION

Definition:

A general multi-objective optimization problem is defined as:

Minimize $f(x) = (f_1(x), \dots, f_k(x))$ subject to $x \in X$, where x represents a solution and X is a set of feasible solutions.

The objective function vector $f(x)$ maps a solution vector x in decision space to a point in objective space.

In general, in a multi-objective optimization problem, it is not possible to find a single solution that minimizes all objectives simultaneously. Therefore, one is interested to explore a set of solutions, called the Pareto optimal set, which is not dominated by any other solution in the feasible set. The corresponding objective vectors of these Pareto optimal points, named efficient points, form the Pareto front on the objective space.

Definition:

We say, a solution (x) dominates another solution (x^*) iff $i \in \{1, \dots, k\}$

$f_i(x) \leq f_i(x^*)$ and there exists at least one $i \in \{1, \dots, k\}$ such that $f_i(x) < f_i(x^*)$.

The most traditional approach to solving a multi-objective optimization problem is to aggregate the objectives into a single objective by using a weighting mean. However this approach has major drawbacks. It is not possible to locate the non-convex parts of the Pareto front and it requires several consecutive runs of the optimization program with different weights. Recently, there has been an increasing interest in evolutionary multi-objective optimization. This is because of the fact that

evolutionary algorithms (EAs) seem well-suited for this type of problems (C. A. Coello,2002), as they deal simultaneously with a set of possible solutions called population. This allows us to find several members of the pareto optimal set in a single run of the algorithm. To solve the synthesis problem as discussed in Section 4, we used the multi-objective genetic algorithm.

5.1 A Multi-Objective Genetic Algorithm

In order to deal with the multi-objective nature of NoC problem we have developed genetic algorithms at different phases in our model. The algorithm starts with a set of randomly generated solutions (population). The population size remains constant throughout the GA. Each iteration, the solutions are selected according to their fitness quality (ranking) to form new solutions (offspring). Offspring are generated through a reproduction process (Crossover, Mutation). In a multi-objective optimization, we are looking for all the solutions of best compromise. The best solutions encountered over generations are mapped (stored) into a secondary population called the “Pareto Archive”. In the selection process, solutions can be selected from this “Pareto Archive”(elitism). A part of the offspring solutions replace their parents according to the replacement strategy. In our study, we used elitist non-dominated sorting genetic algorithm NSGA-II by Deb et al. (Deb K,2002).

6. PROBLEM FORMULATION

6.1 Basic Idea

Like other algorithms in the area of design automation, the algorithm of NoC communication architecture is a hard problem. Our attempt is to develop an algorithm that can give near optimal solution within reasonable time. Genetic algorithms have shown the potential to achieve the dual goal quite well (Jena, R.K, Sharma, G.K. 2006; K. Srinivasan and Karam S. Chatha 2005; T. Lei and S. Kumar 2003; A. D. Pimentel et al, 2002).

As shown in Figure 3 and discussed in Section 1, the problem is solved in two phases. The first phase (P-I) is basically a task assignment problem (TA-GA). The input to the problem is a TG. We assume that all the edge delays are a constant and equal to Average Edge Delay (AED) (N. Banerjee, P. Vellanki, and K. S. Chatha 2004). The output of the first phase is a Core Communication Graph (CCG). The task of the second phase is Core-Tile-switch Mapping using genetic algorithm (CTS-GA). The next section discusses each of the phases in detail.




Figure 3: An overall design flow

6.1.1 Task Assignment Problem (TA-GA)

Given a task graph (TG) (with all edge delay are constant and equal to average edge delay) and IPs with specifications matrix containing cost and computational energy. The main objectives of this phase are to assign the tasks from the task graph to the available IPs in order to: (i) minimize the computational energy by reducing the power consumption. (ii) Minimize the total cost of the resources. The above said problem is a NP-hard multi-objective problem. We propose a multi-objective genetic algorithm based on principle of NSGA-II. Generally, in genetic algorithm, the chromosome is the representation of solution to the problem. In this case the length of each chromosome is proportional to the number of nodes in a task graph. The i-th gene in the chromosome identifies the IP which is assigns the i-th node in the task graph. One example of chromosome encoding is given in Figure 5. Each gene

(node in TG) in the chromosome contains an integer which represents an IP. Every IP is chosen from the list of permissible IPs for that task. As shown in the Figure 4 the task number 2 in the task graph is assigned to IP number 7 which is chosen from set of IPs {7, 8, and 17}. We consider a single point crossover to generate the offspring's. As for mutation operation, we consider the mutation by substitution i.e. at a time a gene in a chromosome is chosen with some random probability and the value in the gene is substituted by one of the best permissible values (i.e the index value of a IP) for the gene. The aim is to assign more tasks to a particular IP to reduce the communication between IPs i.e to minimize the number of IPs used for a task graph.




Figure 4: Chromosome encoding for task assignment.

6.1.2 Core-Tile-Switch Mapping (CTS-GA)

After the optimal assignment of tasks to the IPs, we get a Core Communication Graph (CCG) as shown in the Figure4. The input to this mapping task CT-GA is a CCG and a structure of NoC backbone. In our case it is an $n \times m$ mesh. The objectives of the mapping are (i) to reduce the average communication distance between the cores (i.e to reduce number of switches in the communication path). (ii) to maximize throughput(i.e minimize the maximum link bandwidth) under the communication constraint.

Core-tile mapping is a multi-objective mapping. So we use genetic algorithm based on NSGA-II. Here the chromosome is the representation of the solution to the problem, which in this case is described by the mapping. Each tile in the mesh has an associated gene which identified the core mapped to the tile. In $n \times m$ mesh, for example the chromosome is formed by $n \times m$ genes. The i -th gene identifies the core in the tiles (row $\lfloor (i / n) \rfloor$) and column $(i \% n)$). The crossover and mutation operators for this mapping have been defined suitably as follows:

Crossover:

The crossover between two chromosomes C_1 and C_2 is generated a new chromosome C_3 as follows. The optimal (dominated) mapping between C_1 and C_2 is chosen. Its hot core (the hot core is the IP required maximum communication) is remapped to a random tile in the mesh, resulting a new chromosome C_3 .

Algorithm Crossover (C_1, C_2)

```

{
If ( $C_1$  dominate  $C_2$ )
   $C_3 = C_1$ ;
  else
   $C_3 = C_2$ ;
  Swap ( $C_3$ , Hot ( $C_3$ ), random( $\{1,2,3,\dots,m \times n\}$ ));
  Return ( $C_3$ );
}

```

The function Swap(C, i, j) exchanges the i -th gene with j -th gene in the chromosome C .

Mutation:

The mutation operator act on a single chromosome (C) to obtain a muted chromosome C^0 as follows. A tile T_s from chromosome C is chosen at random. Indicating the core in the tile T_s as c_s and c_t as the core with which c_s communicates most frequently, c_s is remapped on a tile adjacent to T_s so as to reduce the distance between c_s and c_t , thus obtaining the mutated chromosome C^0 . The algorithm, given below describes the mutation operator. The RandomTile(C) function gives a tile chosen at random from chromosome C . The MaxCommunication(c), finds the core with which c communicates most frequently. The Row(C, T) and Col(C, T) functions give the row and column of the tile T in chromosome C respectively. Finally, the Uper, Lower, Left, Right(C, T) functions find the tile to the north, south, east and west of the tile T in chromosome C .

Algorithm Mutate (C)

```

{
Chromosome  $C^0 = C$ ;
Tile  $T_s = \text{Random Tile}(C^0)$ ;
Core  $c_s = C^{0-1}(T_s)$ ;
Core  $c_t = \text{MaxCommunication}(c_s)$ ;
Tile  $T_t = C^0(c_t)$ ;
if ( $\text{Row}(C^0, T_s) < \text{Row}(C, T_t)$ )
     $T_s^0 = \text{Upper}(C^0, T_s)$ ;
    elseif ( $\text{Row}(C^0, T_s) > \text{Row}(C^0, T_t)$ )
         $T_s^0 = \text{Lower}(C^0, T_s)$ ;
    elseif ( $\text{Col}(C^0, T_s) < \text{Col}(C^0, T_t)$ )
         $T_s^0 = \text{Left}(C^0, T_s)$ ;
else
     $T_s^0 = \text{Right}(C^0, T_s)$ ;
     $\text{Swap}(C^0, T_s, T_s^0)$ ;
Return ( $C^0$ );
}

```

7. EXPERIMENTAL RESULTS

This section presents the results of our multi-objective genetic formulation (MGA). The final results i.e the result obtained after completion of CTS-GA are compared with PBB algorithm (J. Hu and R. Marculescu. 2003) and MGAP algorithm (Jena, R.K, Sharma, G.K. 2006). For TA-GA, we consider NSGA-II multi-objective evolutionary algorithm technique with crossover probability 0.98 and mutation probability 0.01. For CT-GA, we consider NSGA-II with our introduced new crossover and mutation operator. Table 1 shows the bit-energy value of a link and a switch (4×4) assuming 0.18 μm technology.

E_{Lbit}	E_{Sbit}
5.445pJ	0.43pJ

Table 1: Bit energy values for switch and link

The value of E_{Lbit} is calculated from the following parameters.

(1) length of link (2mm) (2) capacitance of wire (0.5fF/ μm) (3)voltage swing (3.3V)

In our experiment, we consider three random applications, each consisting of 9, 14 and 18 cores respectively. After P-I, we found that the CCG of all three benchmarks consists of up less than 9 cores, which can be mapped on to a 3×3 mesh NoC architecture. It has been seen that the required bandwidth of an edge connected two different nodes is uniformly distributed over the range [0, 150Mbytes]. The traffic volume of an edge also has been uniformly distributed over the range [0, 1Gbits]. Figure-5 shows the maximum link bandwidth utilization of three benchmarks. It is clear from the figure that our approach (MGA) saves more than 5% link bandwidth as compare to MGAP and around 15% in comparison to PBB. Figure-6 shows that our approach saves more than 70% of energy consumptions in compare to PBB(on average) and around 10% in comparison to MGAP.

The real time application is a modified Motion-JPEG (M-JPEG) encoder. Which differs from traditional encoders in three ways: (i) it only supports lossy encoding while traditional encoders support both lossless and lossy encodings (ii) it can operate on YUV and RGB video data whereas traditional encoders usually operate on the YUV format, and (iii) it can change quantization and Huffman tables dynamically while the traditional encoders have no such behavior. We omit giving further details on the M-JPEG encoder as they are not crucial for the experiments performed here. Interested readers may refer to the paper by A. D. Pimentel et. al.

Figure 7 shows the bandwidth requirements and energy consumptions for M-JPEG encoder application. From the figure it is clear that our approach out performs other approaches. Figure 8 shows the behavior of NSGA-II with respect to number of generations.




Figure 5: Maximum Link Bandwidth comparisons for three random benchmarks




Figure 6: Energy comparisons for three random benchmarks




Figure 7: Maximum Link Bandwidth and Energy comparisons for M-JPEG




Figure 8 : M-JPEG Encoder performance using NSGA-II

8. CONCLUSION

In this paper we have proposed a model for topological mapping of IPs/cores in a mesh-based NoC architecture with many to many mappings between cores to switches. The approach uses heuristics based on multi-objective genetic algorithms (NSGA-II) to explore the mapping space and find the pareto mappings that optimize maximum link bandwidth and performance and power consumption. The experiments carried out with three randomly generated benchmarks and a real application (M-JPEG encoder system) confirms the efficiency, accuracy and scalability of the proposed approach. Future developments will mainly address the definition of more efficient genetic operators to improve the precision and convergence speed of the algorithm. Evaluation will also be made of the possibility of optimizing mappings by acting on other architectural parameters such as routing strategies, switch buffer sizes, etc.

REFERENCES

- PIMENTEL, A. D., S. POLSTRA, F. TERPSTRA, A. W. VAN HALDEREN, J. E. COFFLAND, AND L. O. HERTZBERGER. 2002, Towards efficient design space exploration of heterogeneous embedded media systems. In *E. Depretere, J. Teich, and S. Vassiliadis, editors, Embedded Processor Design Challenges: Systems, Architectures, Modeling, and Simulation*, volume 2268 of LNCS, Springer-Verlag, 7–73.
- COELLO COELLO, C. A., D. A. VAN VELDHUIZEN, AND G. B. LAMONT. 2002, *Evolutionary Algorithms for Solving Multi-Objective Problems*, Kluwer Academic Publishers, New York.
- GLASS, C. J., AND L. M. NI 1992, The Turn Model for Adaptive Routing, In *Proc. 19th Ann. Int'l Symp. Computer Architecture*, 278-287.
- DEB, K. 2002, *Multi-Objective Optimization using Evolutionary Algorithms*, John Wiley and Sons Ltd, 245-253.
- ZITZLER, E., AND L. THIELE 1999, Multi-objective evolutionary algorithms: A comparative case study and the strength pareto approach. *IEEE Transactions on Evolutionary Computation*, 4(3), 257–271.
- HU, J. AND R. MARCULESCU 2003, Energy-aware mapping for tile-based NoC architectures under performance constraints. In *Asia & South Pacific Design Automation Conference*.
- HU, J. AND R. MARCULESCU 2003(a), Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures, In *Proc. DATE'03*, 688-693.
- JENA, R.K, SHARMA, G.K. 2006, A multi-objective Optimization Model for Energy and Performance Aware Synthesis of NoC architecture, In *Proceedings of IP/SoC*, 477-482.
- LAHIRI, K., A. RAGHUNATHAN, AND S. DEY 2000, Efficient Exploration of the SoC Communication Architecture Design Space, In *Proc. IEEE/ACM ICCAD'00*, 424-430.
- SRINIVASAN, K. AND KARAM S. CHATHA 2005, ISIS : A Genetic Algorithm based Technique for Custom On-Chip Interconnection Network Synthesis, In *Proceedings of the 18th International Conference on VLSI Design (VLSID'05)*.
- LUCA BENINI AND GIOVANNI DE MICHELI 2002, Networks on Chips: A New SoC Paradigm, *IEEE Computer*, 70–78.
- GAREY, M. R., AND D. S. JOHNSON 1979, *Intractability: a guide to the theory of NP-completeness*, Freeman and Company.
- BANERJEE, N., P. VELLANKI, AND K. S. CHATHA 2004, A power and performance model for network-on-chip architectures, In *Design, Automation and Test in Europe*.
- KUMAR, S., *et al.* 2002, A Network on Chip Architecture and Design Methodology, In *Proc. ISVLSI'02*, 105-112.
- MURALI, S. AND G. D. MICHELI 2004, Bandwidth-constrained mapping of cores onto NoC architectures. In *Design Automation, and Test in Europe*, IEEE Computer Society, 896–901.
- LEI, T. AND S. KUMAR 2003, A two-step genetic algorithm for mapping task graphs to a network on chip architecture., In *Euro micro Symposium on Digital Systems Design*.
- YE, T. T., L. BENINI, AND G. D. MICHELI 2002, Analysis of Power Consumption on Switch Fabrics in Network Routers, In *Proc. DAC'02*, June, 2002, 524-529.
- WILLIAM J. DALLY AND BRIAN TOWLES 2002, Route Packet, Not Wires: On-Chip Interconnection Networks, In *Proceedings of DAC*.